International Journal of Engineering Research in Electronics and Communication Engineering

Comparative Analysis of Convolution Encoder Using Booth Algorithm and Vedic Mathematics

Author : Poonam R. Chaudhari ¹ Pravin R. Lakhe ² P D.Bhirange ³

Date of Publication :20th April 2018

Abstract: The communication play important role in todayâ€™s world. Various technique are been adopted to make the communication system more efficient and reliable. This can be achieved by making the channel less noisy and the data to be more resistant to noise. One of the techniques used to avoid the noisy channel is Convolution Encoder. As we know that a convolution encoder is a system where in multiple multiplication is carried out, this encoder can be designed by various method. In present scenario the convolution encoder is being designed using VEDIC Mathematics and BOOTHS Algorithm. A comparative study and analysis using both the method is been done which help in making Application based Convolution Encoder

Reference :

1. Bineeta Soreng, Saurabh kumar, Efficient Implementation of Convolution Encoder and Viterbi Decoder, 978-1-4673- 4922-2113/$31.00 ©20 13 IEEE / 2013 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2013].
2. Ms.G.S. Suganya, Ms. G.kavya, RTL Design and VLSI Implementation of an efficient Convolutional Encoder and Adaptive Viterbi Decoder, 978-1-4673-4866-9/13/$31.00 ©2013 IEEE / International conference on Communication and Signal Processing, April 3-5, 2013, India..
3. V.Kavinilavu, S. Salivahanan et.al, Implementation of Convolutional Encoder and Viterbi Decoder using Verilog HDL, 978-1-4244-8679-3/11/$26.00 ©2011 IEEE.
4. Lei -ou Wang , Zhe-ying Li, Design and Implementation of a Parallel Processing Viterbi Decoder Using FPGA 978-1- 4244-6936-9/10/$26.00 ©2010 IEEE.
5. Yin Sweet Wong, et. Al, Implementation of Convolutional Encoder and Viterbi Decoder using VHDL, 978-1-4244-5187-6/09/$26.00 ©2009 IEEE/ Proceedings of 2009 Student Conference on Research and Development (SCOReD 2009), 16-18 Nov. 2009, UPM Serdang, Malaysia.
6. Hema. S, Suresh BABU. V and Ramesh P, "FPGA Implemcntation of Vitcrbi Dccodcr," Procccdings of thc 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Corfu Island, Grcccc, Fcb. 2007. pp.162-167.
7. Qing Li, Xuan-zhong Li, Han-hong Jiang and Wen-hao He, "A Hign-spccd Vitcrbi Dccodcr," Fourth Intcrnational Confcrcncc on Natural Computation, 2008, pp. 313-316.
8. Robert Cypher and C. Bernard Shung, "Generalized Trace-Back Techniques for Survivor Memory Management in the Viterbi Algorithm," Journal of VLSI Signal Proccssing, vol 5, 1993, pp. 85-94
9. A.J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," ieee transactions on information theory, vol. it-13,april, 1967, pp. 260-269.
10. Yogita Bansal, Charu Madhu, Pardeep Kaur,” High speed vedic multiplier designs-A review”, Proceedings of 2014 RAECS UIET Panjab University Chandigarh, 06 – 08 March, 2014. [11] VHDL Primer by J. Bhaskar.