Open Access Journal

ISSN : 2456-1304 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Science Engineering and Management (IJSEM)

Monthly Journal for Science Engineering and Management
Call For Paper : Vol 11, Issue 08, August 2024

ISSN : 2456-1304 (Online)

Call for Paper

Vol 11, Issue 08, August 2024

Indexing

A Heuristic One Pass Design and Optimization technique for Reversible Sequential Logic

Author : Ajeesh S 1 Dr.Lince Mathew 2 Shahaziya Parvez 3 Lubna Kareem 4

PDF

Date of Publication :20th June 2019

Abstract: Design of reversible sequential circuits is an engaging area in reversible logic synthesis. The works attempted in the domain is meager. The paper confers an improved implementation for reversible sequential logics using heuristic one-pass design technique of reversible circuits, which is a combination of embedding and synthesis.This strategy is vindicated by adopting the Transformation and KFDD based combinational reversible synthesis algorithms. Adding line optimization approach is applied on synthesized circuits, results in prime implementation cost. Quantum cost and the Transistor cost are taken as the cost functions to measure the quality of the design and the optimization

Reference :

    1. C.H. Bennett. “Logical reversibility of computation”.IBM J. Res. Dev.17(6), 525 532 (1973).
    2. D.M. Miller, D. Maslov, G.W. Dueck,“A transformation based algorithm for reversible logic synthesis”,in Design Automation Conf. (2003), pp.318323.
    3.  A. Zulehner and R. Wille, “Taking one-to-one mappings for granted: Advanced logic design of encoder circuits,” in Proc. Design Autom. Test Europe, Lausanne, Switzerland, 2017, pp. 818–823.
    4. R.Wille, R. Drechsler,“BDD-based synthesis of reversible logic for large functions,”in Design Automation Conf. (2009), pp. 270275
    5.  P. Niemann, S. Basu, A. Chakrabarti, N. K. Jha, and R. Wille, “Synthesis of quantum circuits for dedicated physical machine descriptions,” in Proc. Int. Conf. Reversible Comput., 2015, pp. 248–264.
    6.  R. Wille, M. Soeken, D. M. Miller, and R. Drechsler, “Trading off circuit lines and gate costs in the synthesis of reversible logic,” Integr. VLSI J., vol. 47, no. 2, pp. 284–294, 2014.
    7. Z. Zilic, K. Radecka, and A. Kazamiphur, “Reversible circuit technology mapping from non-reversible specifications,” in Proc. Design Autom. Test Europe, Nice, France, 2007, pp. 558–563.
    8. A. Zulehner and R. Wille, “Improving synthesis of reversible circuits: Exploiting redundancies in paths and nodes of QMDDs,” in Proc. Int. Conf. Reversible Comput., 2017, pp. 232–247.
    9. A. Zulehner and R. Wille, “Make it reversible: Efficient embedding of non-reversible functions,” in Proc. Design Autom. Test Europe, Lausanne, Switzerland, 2017, pp. 458–463.
    10. Fazel, K., Thornton, M.A., Rice J.E.,“ESOP-based Toffoli gate cascade generation.”In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. pp:206 � 209(2007)

Recent Article